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This paper discusses the several procedures 
presently available for measuring impurity profiles 
in silicon wafers. A new procedure based on narmonic 
generation and the capacitance variation of P-N junc-
tions is presented and the fundamental relations 
derived. 
This procedure ·1s tested experimentally to 
verify the theory and to point out its limitations 
and advantages encountered in actual practice.· This 
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IMPURITY PROFILE MEASUREMENT.BY·HARMONIC ANALYSIS 
Intro_duction 
All semiconductor electronic devices are formed 
from single crystals of silicon, germanium, gallium 
arsenide, -"or other semiconductor materials. The first -
step in fabricating silicon semiconductor devices is to 
slice the silicon crystal into wafers, These wafers are-
then "processed" through a series of steps in which the 
silicon surface is smoothed, extra silicon is grown 
epitaxially on the surface, and impurities are intro-
duced into the crystal structure. To introduce these 
impurities into the crystal, the impurity, or "dopant", 
is selectively deposited on the surface of the wa~er 
and "then the wafer is heated to allow the impurity 
to-diffuse into the crystal. These impurities result 
+ + in n, N., N , 71 ·, P, or P regions ins_ide the crystal 
_ depending on the type of 1mpur1 ty~ the crystal, the 
·diffusion time, and the diffusion temperature. The 
location, width, and strength· of these· regions will 
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... •• , r• 
fabricated on these wafers. Thus it is important to 
find ways to measure the impurity profile :1n the silicon 
wafers after processing in order to provide better 
- - -
. -.. . . . . . . . . ' . -· ··-···-·------
-···- -----··----··-·- ··------.-.----- -
- -- -
- - - - - - - ·- - --
o on tr o land understanding of silicon semiconductor 
devices. 
' 
c--r-"To ..• , - """---··-· --.- ,-·--...--... ·--,;.-.--;- 4--;:,-, '~"'-" ,=-· - _ • - • 
Several types of doping p~ofiles are shown in 
figures 1, 2, 3, 4, and 5. The log density of free_ 
.. 
electron; is plotted as a function of distance, x, 
from the surface of the wafer. Very high concentrations 
d N+ -of electrons in icate a region. 
Figure 1 shows a uniformly doped P type wafer 
with no diffusions. 
Figure 2 shows the same P type wafer after an 
N d1ffus1on(ha.s been driven in from the surface. Note 
t·he exponential decay of electron density as one moves 
-away from the surface deeper into the wafer. This region 
is terminated by a rapid change from N type to P type. 
In this.P-N junction region the tr,a.nsition from N type 
to P type is linear or graded. 
Figure 3, in co~trast to figure 2, shows an 
epitaxially grown N layer on a P wafer. Note that the 
-··-·--------·------·- - electron density is. constant throughout · the N layer 
until the junction region is reached. This doping 
:· ·;profile results in a. step P-N junction where the tran- · 
.. 
s1t1on from N type to P type is very abrupt. 
Figure 4 shows an epitaxially_ grown N layer on 
'... "': . ....: ... 
. ·• 
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'.1 ,·· .. 
an N+ ( or heavily doped N type) ·wa_fer. This is a· 
popular doping profile used where lightly doped 
I 
[1J 
~t · - : ---.---. --=--=--·~-----·-·.( few impuriti_es l material is- required at the- s~fa~E! ·--~--~:~-;--·-.-:=~·-:-:-.-~---.-----·--·- ·- -······ 
rJ .... -··- ....... _ ..,_._ . -·--· .. ·"·--··-·--·· -----··---··-----.. ---.......................... _ ........... ,---···----............ --- .. -· .. -----··---.. --··-····-.... ---·-··- ....... ···-··-····----.. -...... _ ........... -~ ....................... -................................ -....... -................ ---- ....... ·--·---·-·-··· .. -........ _________ .. ___________ - ___ :: __ . ···-· ________ · ___ ..  
. · to form devices· with high breakdown voltages, low 
capacitances, etc.; but where low resistivity, 
highly doped material is needed in the bulk to minimize 
the series resistance of.the devices, 
,. 
Figure 5 shows one of the many unusual doping 
.. 
profiles which can be developed for special applications. 
·-·-···-·· ·-·-··----· .. -----------·····--·- This profile is used in microwave diodes to obtain an 
extremely rapid change in depletion layer width for 
=, --
.:.-..::: .:..~.--· -- -
small changes in bias voltage. 
It would be helpful at this point to outline 
'., 
some of the methods previously develop·ed for measuring· 
doping profiles. F.ach method has its own. advantages 
and drawtacks. The "best" method in any particular 
situation depends on the equipment available, the 
accuracy required, the type of profile being measured, 
and the amount of time available for measurement. 
The oldest and most popular method for measuring 
l 
·doping profiles on semiconductor wafers involves 
.. . . . ·- - - .. 
measuring resistivity by the 4 point prob~ method.: 
( see figure 6 ) • A constant current is passed through 
I 
the outer two probes and· the resulting electric field 
. _ ... - .... ~ .. ·---~·----. -· ..... is measured between the inner two probes. This 
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8. 
silicon near the surface; and, by-using equations derived 
•.-
for most practical geometries, the bulk or surface resis- I 
' 
,. 
-····-.. ·--·-·-----===---,": -. --.~. ~--· -,:::M...--¥:i-,tY::L_d~_p-~_1:1cl!Rg~:Q..rl··the·····nature---of the--sample·-·) ···can· be--- . . . r .. - ............. __________ .. _______ , ______ .. __ ·-.. ··-···---· ....... , .................... _____ ....... -............ ______________ .. ____ -.................. _ .......... -· .............................................................. ---------·-··· ............ - ... ------------------~------··-.---·-·--.. r 
calculated directly from the pc:;,tential measurements. { 31) - ~: · I 
. .,,:.: ...... 
• - - -------- ---- ...ca.· - ·---- -- - ---
The impurity density can now readily be determined from-
experimentally determined plots of resistivity versus 
doping level.(12) This method works best on homogeneous 
material such as shown in figure 1. In this case the 
r[ 
\ 11r··~·11'"" 
doping level is calculated directly from one simple 
. measuremE;nt. 
If, however, the doping is not uniform the job 
is harder. The resistivity profile ma.y now be found 
by first lapping the wafer as shown in figure ?,either 
mechanically or by anodic etching.(25, 29) The surface 
resistivity is now measured as before with the four 
probes at regular intervals along the lapped region. 
The resistivity can now be plotted as a function of 
depth and the derivative of this curve can be directly 
related to the impurity density as a function of depth. 
(7,29) 
= · As might be guessed from the above desc:r1pt1on, 
. _ ___J ___ ___..· ____ ... ---- ___ _,.J_ .• _r ·" l ~ __ .J r _j,. __._ -- _J' \ • _j _o_ .,_._n - -----•__I"\-·------- ________ __. _ ____,1J __ _c ~----·---· ._,;:. _J. _..,._ .... ~ 
-----~~-
. I 
using the 4 point probe method to measure profiles on 
non-uniformly doped wafers is a long tedious operation. 
Also, this method can not be used eff~ctively on many 
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•.. ·l .. , 
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I 
• _I ( 
.. 9 
prof~le of figure 4 ') because the resistance effect 
being measured · is . masked out by leakage and other error 
effects.(15, 26, 34) 
. >··_ j 
' ·-1-·.:_ .._: 




-- - -------- --···-------- -- have been deve-loped to overcome some of 1 ts drawbacks. -·- -- . -,--- ___ ,, .. _________ .. _______________ .. _______ .. --·:·--r 
For example, the four point over under method and the 
two point method were developed to permit reasonably 
accurate measurements on NN+ or PP+ materials ( see 
figure 8 for probe configuration ).(28) The three 
point spreading resistance method uses fewer probes 
.. - - . . . . . . . . - . 
and thus permits.measurement Ion a smaller area of the 
wafer. Several ways of grinding, etching, or lapping 
the wafer have been developed. ( 8, 9, 17, 25, 29) 
In contrast to these resistance measurement 
methods, there are a group of measurement techniques which 
utilize the relationship between the width of the de-
, 
·' 
pletion layer formed at the P-N junction and the im-
















capa.citance method (14),. and several junction capacitance j 
I 









at the surface of the wafer ( figure· 9) • ( 2 7) When a ~ 
~ 
voltage is applied acros_s the two probes, a charge 
depletion region is formed d·irectly below one of the 
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contact.()) If the silicon is uniformly doped, the 
-
voltage which can be supported across this depletion 
• 
region depends only on the width_of the depletion 
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' "' 
• 
density.(JO) The relation between the punch-through vol-
tage of this rectifying contact and the doping density 
can either be calculated or determined experimentally. 
If the doping is not uniform the procedure becomes 
more complicated, requiring.a lapping process to expose 
the various layers of the wafer as is done for the four 
J 
point probe method. Also the depletion region can 
extend as much as thirty microns from the point of contact 
··---···- ..... 
into the material. Therefore, if the region of interest. 
is less than thirty microns thick and the depletion layer 
' spreads through s_everal regions of different doping 
levels, _then the punch-through voltage no longer depends 
only on the average impurity density, but on a whole 
group of complicated factors. Analysis under these 
conditions is impossible and the method thus becomes 
impractical, 
The diode breakdown voltage method is similar 
..Lt-a- tne--ptmcn~ tnrough-·-vol"tage-·-·me-t1fc5d, ( 271--Here biasing 
a planar diode produces the same depletion layer that 
was formed under the·point contact~diode in the punch-
through method. The analysis is ma.de easier by the 
pl.Bnar configuration of the diode but· measurement of· 
I., 
.; Ji' . I. , , •• ZJU,J,AJlliiJ !.Ml 
,./ 
-· __ _..... _________ _ 
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is still· plagued by the need to lap the surface of the 
1,,., 
't-
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The junction capacitance versus voltage method 
is the most promising method yet developed for measuring 
the impurity profile on non-uniformly doped wafers. It 
enables measurements to be made of impurity density as 
a function of x, the distance from the surface of the 
wafer, as _deep as JO or 40 microns without lapping,~ 
etching, or otherwise destroying the wafer. 
The depletion layer capacitance of a planar 
P-N junction is given asa 
(#1) C = ---•A~-----
-·. 
! 
. . ! 
' •· ij 
W 
-- -~ ·:·i· ~ -·• .... - -
where 
e = Dielectric Constant of Semiconductor 
C = Junction Capacitance 
A= Junction Area 
W = Width of Depletion Region 
The exact relation between junc.tion capacitance 
and voltage will be derived for an arbitrarily doped 
wafer.(10, 23, JO) 
Let us apply a small increment of voltage, .. I 
- ·. • . ,, •' • _: ' • ..._ _ _.___ ! 
.. 
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The increment of charge per unit area required 






=~4E = ----W 
tAQ = __ E_A_ 
AV W 
Since Wis a function of voltage the chain 
rule can be used to shows 
(#5) dC 
dV 
= d ( EA_) 
dV W / 
= d ( e-A~ dW 




The amount of charge swept out of the in-
cremental volume by the incremental potential isa 
(#6) on the N side 
(#7) on the P side 
where 
! • ND= N Type Impurity or Doping Density 
... -:-~. ~- NA = P Type Impurity or Doping-.tiens1ty·-
(#8) 
From equation #4 
'(#9) 
-. -- - - ---- -----. ---· 
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' , r 
I, '/f-·-' 
Equation #9 can now be substituted tack into 
e.quat1on #5 and equation #4 used to gets 
Now, for example, 1f the impurity profile of 
some non-uniformly doped N type wafers is to be-
measured, a thin but highly doped P region is first 
therma.lly formed on the wafer surface. Using either 
aluminum or boron as the P type impurity, we can insure 
that the P type impurity density is higher than the 
highest impurity density that might exist in the N 
type war·er being measured. The area of the P· type , 
' . -.... 
layer is accurately measured and is approximately , 
equal to the junction area. Knowing A and given that 
(l/11) 
a simpler form of equation #9 can be obtaineda 
(#12) . No(W) = 
CoJ 
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Since q and< are known constants, the problem 
reduces to that of measuring C and dC as functions of 
,, dV 
voltage. The most straight forward approach is to 
measure and plot C versus V.(19, JO) The derivative 
can be computed graphically and dC dV 
I 
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function of voltage. Using equations #J and #10, points 
·-
c;an be picked off these two curv~s .to determine ND versus 
W, The primary disadvantage to this system is that it 
., 
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·1ost when taking the derivative of the C(V) curve • 
. 
- ---·-·-·- - ... ·------·--··-. - -----------~------- --- ------·----·-- --- .. -
----------------·-----------------------------·--------- ---- -- - -Iri anothe·:r approach a P-N -jtinctiori is formed as 
- - , - ----. - .. L .•• 
. ' -
described above and then the current spike resulting_ 
from the application of a sharp step voltage across the 
junction is integrat-ed (figure 10) to obtain the total 
displaced charge, Qt.(10) The amplitude of the voltage 
step function, V, can be automatically swept between 
At the same time, a small high frequency 
. -~ 
A-C voltage is added on top of the voltage step function 
and the A-C current through the diode is measured. The 
els.stance of the diode is given as 




So W ~ x, the distance the depletion width extends 
into the wafer, is simply proportional to the reci-
procal of ·the output A-C current and can be measured 
- continuously and automatically as a function of V •. 
-- .. - -· -- ~ - - ·--~-- ·--- - - --,- ____ ........ --- _ _.. --
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Both outputs are fed into a curve tracer where -Q 
. t 
versus Wis plotted as V swings between O and VB' 
dQt 
Using equation #8, ND and dW are simply 
related if NA>> N0 • 
-- ·-··------· -------:----- ~---·----- ------------ --~----·--· -·-:··- .. , ·- ---- --------. 
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t=O sec 
INTEGRAL OF OUTPUT SPIKE = Qt 
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- Thus a ~lot of ND versus W may be obtained from the 
· ~-:~~:.~~=------~. _ ~,--=~:- Jfn!aerve =o!· · tnercqt versus -·rprc51;·: ·····Tne ·· crr;urery---.. -... ·=·-··· ····-·-·--· -·--·,----·- .. . ., 
required for doing this automatically is relatively 
-==-~~:-~~-~~=-~-~-==:~~:~=~-=-==~===-~~-~--.. --simple t so tha.-t · the ·· required··· profile . can ·· be ·d·i·splayEfd---~-::.~=-:. . .:~:===-=~:~---- :-=-==-=:~:=::_: __ :_:.~~_:: 
-.- ... ---~--- ---· 
L .. 
instantaneously on a curve t~acer, thus eliminating 
the tedious labor described in the previous method, 
However, this method still suffers from the IDB.gn1-
f1cat1on of errors when the derivative of the Qt 
versus V curve is taken. 
A third approach utilizing the depletion layer 
capacitance effect is to measure the incremental change 
dC in capacitance, dV , di~~-ctly as a function of bias 
voltage. This is the method·· considered in this paper 
and will be discussed at the end of this section. 
Several other measurement techniques are 
closely related to the depletion layer capacitance 
methods. The metal-oxide-semiconductor method is 
similar to the three junction capacitance methods 
previously discussed except that it utilizes a 
!Il~ta~-ox,icl~ ~.t:r~gtJ.g_~ _i.n~s_t.ead _.of._ ~---1unc.ti.on_, t~o. ___ produce_~ ________ . -,--:.++,--------0 ...__. r-- \ _______ . 
the depletion layer (figure· 11),(14) The C(V) and · 
dC 
dV (V) curves-are plotted versus Was before, but 
now the·thickness of the oxide, W , must be subtracted 
ox 
from the apparent depletion width to get the true 
• .. _ 
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width, W81 , of the depletion layer •. 
(#15) = w - Esi Eox 
.20 
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After the measurement has been made, the metal and 
~.~,---- . .-... ·--. · .. ·--... ·. - . 
- . - .. ----·- --·---·--·------·-·--------··- --- ------ -·- - ---
oxide can be etched away leaving the silicon surface 
----~---- ------·--------·-·-·-----------·-- ---~----·· ---·-· - ··---
- -
------·-····---- ---
·-a·s·-·1t was before the measurements were made. Thus -- . ······-- ............. ·--·-·--··-~---····-=--------=· ----~:=---~:.: .. ~~~J 
--
· ···----------·-·· · - we avoid the irreversable diffusion, -sintering, or 
l, ., 
alloying process required for the junction capacitanc~ 
methods. This method suffers, however, from a loss 
·- ------- - ··----~- -- -·- - ----
in sensitivity an~ accuracy due to the oxide th1ckn~ss, 
. i 
wox· 
. Another significant alternative is to back ?' . 
"' bias a P-N junction as before· and measure the series 
resistance appearing in series with the depletion 
layer capa.c1 tance instead of the capacitance 1 tself. 
When a current passes into the capacitor it must. pass 
through the wafer to the edge of the depletion region 
where the charge is stored1(see figure 12). As the 
depletion region expands into the N material the 
C 
effective thickness of the relatively high resistance 
N material region decreases. Thus, the series resis-
.- ; -~·~--"~-----.JJt ___ -·-····-- ··- -·,·······-··-·-- '" ......... ~ ·---- ·--·· ·-·······-···- -- .. ···- ··- -- ·······- •-· -·--·····- ---·--···-- ·- - - --- -·---- -- -··'"-···- ·······- .. ···-·-- ·····---···· --- .._1 
tance will decrease as the bias voltage is increased-; 
s~. if R ~ersus V and dR dV versus V are found, the 
impurity profile of the wafer can be calculated. 
However, this ·method can be expected to be reasonably 
"· ·-·----·------------','---------sens1tlVe only when Used on NN+ or pp+ type profiles 
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and even here the resistance is not typical~ as 
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wafer are successively etched away. A series of sample 
control ware.rs can also be used as a direct measure 
of impurity profiles. 
The third depletion layer capacitance method -
measuring dC dV directly by harmonic analysis - is 
discussed in detail in this paper. This technique _ 
measures the voltage generated at the second harmonic 
when a small A-C voltage is impressed across the diode 
junction. 
In the next section the theory behind this method 
will be presented. It will be shown that, with a 
constant small input voltage; 
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[ V out ( 2nd harmonic~. "' :; . . . I 
. . .... . . ... ... . ! 
(#17) . 
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In the third section, the expe~1ments per-
formed on a planar PIN diode will be presented and 
discussed. Finally·, a discussion of experimental 
results and an evaluation of the mer1 ts ·of this new 
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Theory 
In this section, two important relationships 
will be derived. The first relationship is betwee;n 




• • ...--- • • • •· • O .-.~ ·:. O •• ·••· ; N_r ___ ...... __ ... H--••••• •• 
·······-····c-·--··- .. -·- ...... _······The second important relationship is between the 
• -••·-r-· -· ~--- • _ _.,. ,· •' • - -
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., 
voltage at the fundamental frequency an~ C(V). 
The diode is used in the following experimental 
circuit (see figure 14). The circuit is driven by 
an A-C signal source, Vg, shown with its internal 
resistance, Rs• The diode is modeled as a variable 
capaci ta.nee in series with the line. The series re-
sistance of the diode, though variable, is always 
small ( ~ 10) and thus negligible, R0 is a resistance 
which can be added in series with the. diode. The load 
is represented by the parallel combination of a ter-
mination resistance, RL, and the capacitive input of 
the preamplifier. 
The first step is to derive an.expression 
for the depletion laye·r capacitance as a function of 
voltage and time. For any continuous capacitance 
~-
~-------~~---,---,-~--~-"---#~-------··versus . vol tige~· relation~· . ·the.-· ca:parci ta.rice ·at. ·ariy ... ·:· ···-------~-~---~--~--·-.-'--~~ ....... :..-~----- --- -
.... 
voltage, Vt, can be expressed in terms of the caJa-
citance at some bias point, v0 ~ by a Taylor expansion. 
/ 
(#18) C(Vt) = C(V0 ) + 
dC· 
dV ( Vt - Vo) + etc. 
I .. , 
• 
\_j. 
·--·-....................... - ............ .._.~···- ·•·· •. , .. -·, .. .- ........ ,,·_, .-',.,.· .. · ---............ ·.__,_ .. , .... i.',',',:,,,·,.,' 
... 
-· :. ·-- • .....,..:. •• -. ·- ~¥ 








;, . . . .. - •· ' .... 
___,._ __________ ............. ~~-- __ ..,:,...;;~~.:..~-~·-~~-~~-,1-~_-:-:-,-;-,- :A---r--r.-:~:-:·;~·--"":--=-· - ·- _.,,..___ -
;. f 
·•-
'1. ,'· .• 
.. ···---- ----· .( .. ,, -·~ 























This analysis will be restricted to cases where 
the bias voltage (V0 ) is large compared to the amplitudes 
of the A-C signals (V1 , v 2 , etc.) so thata 
(#19) Vo>>V1> V2~ V3>V4 etc. 
This permits a simplification of equation #18 
as only the first two terms of the Taylor series need 
to be considered - the other terms being negligibly 
small. 
The voltag~, Vt' across the diode can be ex-
pressed as a function of time and the amplitudes of 
the A-C signals 1 
' 
(#20) = V 0 + v1cos~t + etc. 
·· The theory is, at this point, further limited 
to cases where the amplitude of the fundamental is 
much greater than the amplitude of any other frequency. 
(#21) etc. 
This permits the following small-signal approxima~ion 
of equation #20, 
:: 
- _ __. _______ __.__...._ _ -·-· --• - • - • ..._,_>L -: ---~-.~_j·----· - ·- _ _._... -·-~ --~· · ..... ~ .~ ...... -••• ...!I .:.. .. :..:.. __ • .::...__ .. ·-- • '., 
. . ',.. 
,.•. .'0'~~,.-~ ... ,...,.,,_ ....... .., ...... .,.-_., .... ->'!'" ............. ,.-.. ,---··-,,···········' •.• ,. • 
-




~ :;: . 1 
, Vo • 
= V 0 
Substituting equation #22 into equation #18 
/• 
,, ··r.•· 
- ·····- - -· ... _._ . ,,,.,.....,.............................. -·~ ·--·- -······· ,, ,., 
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(#23) dC(V) J cos_.,,t +.cvo dV v 
0 
-' V dC(VL, COSJVt 
0 dV Vo 
1+ -------------------
' ' ... - ... :- ' -- ·~ . '. . -
C(Vo) 
Equation #2J can be rewritten in the following 
form: 
(#24) 
where 1, - v1 - I ~ : : 0 ·-
Co 
and 0 - li= '11 = 14 etc. -
·The fundamental and second harmonic frequency 
voltages across the diode can be expressed as follows, 
• 






. (#26) ~· V - = V e jOl't 
-·-·· .- ...... -~ - - _....., --· - 2 - ~ · --- 2-- -- --- ;~ --· --.-~:.. - ---:;"'-" ---.,..:...,;:.· ...... --i-.;"" _ _:;,. ....... ~ ... --· ~ ···-; :- "¥ --·- --~, ••.• -· :·i 
Expressing ·Casa function of v1 , 
-
-










,;,_/l~Q'fti#tt~-,, » '. ' ':,.,~~-·-: .. ;.,· · ... ,_,·:.. _.· ··.:. ·, ... ·-·· ·-. .,+· .. .__ .. ~·,,,·,-·· -- '--~-
(#29) 
C(v ) = C + V dC~V) J ej.wt 
-1 · 0 1 d V 
. 0 
28 
+ V * dC(Vl I e-3-t 
1 dV Vo 
1 = I e.1-'t + I* e-jNt + I ej2#t 1 1 2 
It is now possible to apply the results of a 
- -
general large signal harmonic analysis derived in Blackwell 
and Kotzebue,(4) Substituting n = 2 for the second 
harmonic in equation 4,86, the matrix equations are 
(#JO) 
(#Jl) 
where r,, 'I,, and I• are the fractional variations in 









---2 .1--Co 1• v 1 · + ··· J2.aiCo v 2 
From equations #20 and #21, I,<< 1 ana 
... 
--·= ~ ~ -- ~ -~,-,-~- _J/2~<~ V1---~ma,ki.ng it .. possi.ble .. to.ne.gle--et -~v2 .c.ompareci ___ __... ___ ~J·- . . .......-~ .·· -~ - . .:..--. ----4 --
... 
f 
- - - - !':c:.I. 
to V 1 as a second order effect. Again, using equation 
#24, 
(l/34) 
(#J5) I2 = 
-~ 





From figure 14 the relation between v2 and 12 
.can. be determined. 
(#36) v2 - I2(Rs +Ro+ 1 ) I2Z2 -j2wC.t + G ll 
~ 
Equation #35 now becomes 
, 
v2 
. 2 d~V')' (#J?) j2wCOV2 - yVl --
Z2 VO 
(#J8) V2( 1 j2.wCo) - j-v 2 dC{V')/ - -Z2 1 dV V 
' .. 0 
Voltages v1 and v2 are not directly measurable. 
Only the input voltage, V'g' and the output voltage, 
V t' can be measured. It is necessary then to relate OU 






J--Co(Rs + Ro + 1 + 1 ) JwCoZl Y?t +~ jwCO 
h: .•. ;' 
(#40) V = ( j2'C + j, )(Rs +Ro+ 1 )Vout 
·2 j2.wC +~ 
Combining equations# J8,-#39, and #40, 
(#41) V' Z2 (_1_ -
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For the general case descr1 bed by equation 
dUV) #42, it is possible to express in terms of 
easily measured circuit ~rameters. 





Referring bl.ck to the introduction and the 
discussion of measuring impurity profiles by the 
depletion layer cal)acitance and harmonic analysis, 
note that equation #43 is the required relationship 
between ~~ and the output voltage at the second 
harmonic mentioned in equation #17. The :r:equired 
relation between C and the output voltage at the 
fundamental frequency mentioned in equation #16 can 
r.:,::,. 
be obtained from equations #J4, #39, and figure 14 
as follows: 
'> 
'i· ~ ' ~ 
(#44) vlout - I1ZL1 -- -
Solving now for c0 1 
(#45) 













- ..... 2:.,......_o_ = zLl vs 
.r ""' 1 OU t 
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1 1 ) 
(#46) j..w' 
j..,.,.. 
co - -- - v vg 
ZL1 - ZL - +=is- 8 0 z ( g 1) ii a0 vlout - -<· LI vlout s -
Having derived the required equation, #4J and 
#46, it is possible to substitute b:lck into equations 
#12 and #13 to find N0 (V O) and W(V O) 1 
ZLlCO V 2 g 
= -------------- ---




jwEA ZLl(V - 1) - R - R 
lout 8 O 
Now ND and W can both be measured directly as 
v0 is varied from less than zero volts to the breakdown 
voltage of the junction, ND= f(W) can easily be J 
· plotted graphically or displayed automatically on an 
oscilloscope. 
If the series resistors R
8 
and R0 are IIJade 
~rge co_mpared to the impe,dence of the other elements 
. ._ ... ""'" -') A . .. ~ 
... 
of the circuit then 
(#49) · i!c < 1 (( Z1~ Rg + Ro z Z2>> ZL··· 1 > ZL2 j . 0 j,iCo 
Eqtlations #43 and #47 can now be greatly simplified. 
- ~- ---·- .. --
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The purpose of this experimental work is to 
. verify equations #43 and #46, and thus to show that 
dC 
dV is related to the second harmonic voltage as 
predicted by the theory. 
The first step is to select a typical silicon 
' 
planar P-N junction diode with known impurity profile, 
area, breakdown voltage, and etc. Discussions with 
Mr. Tom Whalen from the Westinghouse Components Divi-
sion in Youngwood, Pa. suggested using a 1N4822 diode 
( see figure 15). This power diode has a la·rge junction 
area and therefore a larger junction capacitance 
making measurements practical at lower frequencies. 
Its breakdown voltage·1s high, its reverse leakage 
current small, and the impurity profile is interesting 
enough to provide an adequate test· of the theory. 
dC Next, ·the dV versus V curve is measured using 
the standard and straight forward method mentioned 
in the introduction ( p. 15). A one megahertz capaci-
tance bridge is used to measure the variation of capa.-
. ci tance and pa.raller resistance _as. f~ctions of voltage. 
Special ca-re must be taken to insure that the ampli tud.e 
of the test signal impressed across the diode is always 
small compared to the D-C bias voltage. In this case 
an oscilloscope is used to mea~ure and adjust the test 
'·:::•••.•r,1"':"1\';t~ .... ~· .,...., .... ·-~. ~-·-,-P-••w•~~-·· .. ---~--.. ,,.~.·--"'• •• .. , •• ' ... -·-·-···.-..·-,,p--~---,.·- ... --... -, .............. ----·-···--~·----·•···· ..... . 
,.·, .. , 
JJ 
.. 
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FIGURE 15 < 
PIANAR P-N SILICON DIODE 
·' 
2. t; MILS 
.,,, 
5 I•i!LS Base Region - n Type 




Vb= 1,200 - 1,600 volts 
Chip Size= 65 Mils Diameter 
Effective Junction Diameter= 55 Mils 
Surface Concentration= 1021 - 1022; cm3 
Source of data - Tom Whalen, Youngwood, Pa. 
\ 
Manufacturer - Westinghouse Electric Corporation 
., 






s1gna·l of the bridge. The test signal ls held con-
, stant at 100 millivolts peak to peak to permit capa-
,c1tance measurement at bias voltages as low as zero 
volts. The sensitivity of the bridge is reduced some-
what by this low level operation, but is adequate for 
+ measurements to within -~1% ( see figure 16 for data). 
• 
Capacitance is then plotted versus bias voltage 
(see figure 17). The derivative is taken point by 
dC point to obtain a plot of dV versus V ( see figure 18). 
Figure 19 shows, in block diagram form, the 
dC 
circuit developed to measure dV versus·V directly 
using harmonic analysis. Development of the actual 
hardware required to realize this circuit proves to 
be a rather tricky problem. . The first setup using 
short aligator clip leads spread out on a table proved 
unsatisfactory due to radiation losses, high series 
inductance of leads, noise due to insufficient shielding· 
and a poor ground. . 
A great improvement in performance is achieved 
by using miniature components and building the entire 
circuit inside of two Type N connectors. The two female 
connectors are connected back to back and the two out-
_,,_ 
side bodies grounded and wired together to shield the 
interior components from noise. This thick shielding 
. . 
wire also provides mechanical support for the device. ! 
. · ... 
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FIGURE .. 16 
DEPLETION LAYER CAPACITANCE TABLE 
- -·· -- - ·-· -·--·:-,.:.. . --~· .. :_. - · .. -._ -- . -·-· - - ... 
AMPL 
CORR CAPACITANCE 

























Vg= ,5 V amp 
R8 = 52 ohms 
IZL21 = 72 ohms 
CAPACITANCE/VOLT 
BRIDGE HARM CORR 
PF/V ANAL HARM 
PF/V ANAL 
PF/V 
' ·11 ... 
7 
4 
1.6 1.40 1.33 
1.25 · 1.18 1.06 
,93 ,93 ,85 
.50 .72 .62 
.33 • 52 .41 
.20 .38 024 
.14 • 31 .14 
,07 .28 ,09 
,05 .23 .06 
·• 
' 
. ;; '· 
,r= 6028 X 107rad/sec r 
/ 
·,, ·v 

































DEPLETION LAYER CAPACITANCE VS: BIAS VOLTAGE 
. 
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;. __ . 
VS: BIAS VOLTAGE 
CURVE E - OBTAINED FROM BRIDGE MEASUREMENTS . 
CURVE C - OBTAINED FROM HARMONIC ANALYSIS 
CURVE O - OBTAINED FROM HARMONIC ANALYSIS 
WITH CORRECTION MADE FOR 









D·C BIAS VOLTAGE (VOLTS) 
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D-C minus 
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* Except when set at 10 volts peak .At .. o __ peglk ·When -as=:. O.n. . 
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. ' 
length to less than ,5 inches. Ceramic capacitors 
~re used to minimize series inductance. All A-C 
I • • • 
' ....... 
· "" leads are coa·x1al cable. A drawing of this connector-
4·_0--· .. 
--··---~- "~ ....... ~·*·"-·-· ··~---.:~---.. -··-, ... _ .· ·:··. -,_ ..•. :.--.. ··- ........... .-.... _, .. ,- ... . 
--·-·- ·-· ··· ·· c1rcu1 t arrangement is showri in figure 20. I 
The A-C signal ls supplied by a Tektronix 
Type 190 Constant Amplitude signal generator set at 
ten megahertz. This source uses a calibrated attenuator 
I to provide peak to peak output voltages which are con-
tinuously variable between four millivolts and ten 
volts. The impedence looking l:ack into the attenuator 
is 52 ohms and purely resistive thus providing a matched 
load for the 50 ohm coaxial line. The attenuator 
isolates the source from the diode and the matched 
load prevents power from being reflected l:e.ck from the 
signal source. 
The D-C bias is provided by a 1.5 amp, O - 50 
.volt, regulated power supp-ly. The leads from this 
supply are shielded to minimize naise. The small D-C 
current required to reverse bias the diode feeds through 
two 51 kilo-ohm isolating resistors located inside the 
c.onnectors. These resistors are large compared to 
any A-C impedences in the circui't thus blocking any 
significant A-C p·ower leakage through them. However, 
these resistors are small compared to the D-C 1mpedence 
of -·the reverse biased diode and so do not significantly 
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-· 
-· Whereas the two 51 kilo-ohm resistors block 
A-C currents out of the D-C circuitry without inter-
- _ f?,:r.lng wtth tbe D-C currents, the two •. 1 microfarad 
ceramic capr3.citors block the D-C currents:from th~ 
'v 
flow. These capacitors are an open circuit for D-C 
- ,- -. ; . - •... '"--., -- ·---~·- .-.............. ,,, ..... , .....•... ,,... . ....•. . -. . ....... _, ___ ., __ ,. -- ..... -· ........... -- .. . 
.}:- · but off er an 1mpedence of only O .1·6 ohms at ten mega-
hertz. 
A Tektronix Widel:e.nd Preamp Type 121 with 
an adjustable voltage gain between .01 and 100 
is -r1e-cessary to provide high enough voltages for 
accurate measurement in the spectrum analyzer. 
The spectrum analyzer itself is a Polarad Model 
r 
. 
STU-1 with an adequate frequency range but a 
sensitivity of only about 500 millivolts per divi-
sion. The preamplifier increases the sensitiv\tY to 
.... 
about 5 millivolts per division. 
The preamplifier is designed to operate with a 
93·: ,ohm line and 93 ohm matched. terminations as shown 
in the circuit diagram. This 93 ohm parallel load reduces 
the output voltage by a factor at about ten but stops 
power reflection and improves the linear response of 
the preamplifier. 
The volt~ge into the spectrum analyzer at any 
frequency is measured as the height of a spike as dis-
-· .. ,. 
played on an amplitude·versus frequency plot on the 
-~ 
1------- --- ·- -- - ... 
. - ,,. 
r --' .... , .. .,..,o 
.. -1 
,., 4) 
cathode ray tube, Attempts to measure tne output voltage ~ 
directly in this manner are slow and inaccurate due to ,, 
--- ---- the rather poor linearity of the spectrum analyzer. I 
,. 




.. ········· ········-----·--·-···-·······--·-··-···· ---··· --- .. -~ ----- .·- ·----=-- ·_· ---. ~. --:-------·· ..... -- -- -~ 
\ I 
gain control of the preamplifier, The constant amp- I 
litude signal source and its attenuator are selected as 
th·e most accurate and linear elements in the circuit, 
Using this, known voltages are applied at 10 megahertz, 
20 megahertz, and JO megahertz. The voltages appearing 
- at the input to the attenuator are then calculated from 
equivalent circuit diagrams ( see figure 21). The bridge 
measured value of c0 is used at v0 = 10 volts. This 
voltage is then compared with the gain setting on the 
preamplifier required to hold the height of the ampli-
tude spike at that frequency on the harmonic analyzer 
•, 
to an arbitrary but fixed value. From this a_purely 
empirical plot of gain setting versus voltage at the 
input of the preamplifier can be made. A comparison 
shows that the voltage at the preamplifier input ( see 
figures 19 and 21) i-s the same as the vout shown in 
figure 14. 
These plots of gain setting versus input voltage 
indicate the linearity of the preamplifier, At ten 
megahertz the linearity of the preamplifier is very 
good. At ,hlgher frequencies the linearity 1,s d~gr~~ 
somewhat and discontinuities develop between scale 
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FIGURE 21 
- ---- -· --. - --- - --·- ---·-~--~ --- --.---~·····-~--. ~ -·-~---·- .·· _·_ ·.-.,-------·· - .. -_ ... · -
A-C TEST CIRCUIT I10DEL 
... , ... , -- - ........ _ ... _________ . --·-.-.--- - .. . ·- ··---.: .. ...,....._ . ., ____ ..,:,.. ________ · ......... ·- ---- -- . ' .• 
·_;..,· 
"'~ 
· 52...n.. 100, 000 pf 
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ranges. These irregu~rities ~ compensated for by ,. 
________ " ________ u_slng these calibration plots in reducing the data. 
Using the c1rcuit'of figure 21, the voltage 
-> ·-H ··---•< + •c...--,-• •• • • 00 •• 00 ••- 0• 0•>• ,,•••--- ., 0 • .... 
• • •> ••••• •••M ••. ,h.,.. ... ·-, , 00 ,~,_,.,,uo·,----f.••••• ... ••--..... ,,. __ •d• ......... _0000,.,-,,~,,o••O••--•,-•••-., •• 
. . . ' 
I. 
-
outputs (V t) at the fundamental, second harmonic, OU 
and third harmonic frequencies are measured for various 
combinations of input voltage (Vg) and bias voltage 
(V0 ). The calibration curves for the preamplifier 
are then used to convert gain se·tting values directly· 
into values of V out• 
;·:-.. · ..,, 
- - - ---- .. _. ___ ._, _____ ___.,. ______ .... ___ ... _ ~~ -- .:,.,, --- -
Some of this reduced data is tabulated in 
figure 16. The output voltages, Vout' at 10 megahertz, 
20 megahertz, and JO megahertz were recorded for- values 
of Vg ranging fromlO millivolts to 10 volts peak to 
_ peak. This test procedure was repeated for several 
different values of bias voltage ranging from .5 volts 
to 42 volts. The upper limit of the bias voltage is 
determined by the voltage available from the power 
s·upply. Bias voltages less t.han .5 volts, the lower 
. 
limit, make even a rough satisfaction of the assumptions 
of equation #21 impossible. In this case the capa-
citance is changing very rapidly with bias voltage so 
that the diode is producing significant harmonic 
.... 
generation at the third and higher harmonics even for 
sma.11 input voltages. 
. - :,,_ 











calculated and plotted as functions of bias voltage. 
The caJ)aci~nce, c0 , is calculated from equation 
piotted as functions 
dC/ · 
and dV V calculated 
0 ' 
of v0 along with values of c0 
by the bridge method ( see.figures 
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Results \. / 
Figure 17 shows a comparison of bridge measure-
ments and harmonic analysis _measurements. The plot 
of C versus V, denoted as curve'~, was determined 
.; ..... ·, ·,···. -,.·»·~ • 
47 
with a one megahertz A-C bridge. Curve B was calculated 
' 
from equation #46 as derived in the theory section. 
The bridge measurements are very accurate and yiald 
a smooth curve while the values d.eter·mined from equation 
#46 are less precise. However, the agreement between 
of capacitance calculated by harmonic analysis agree 
' 
quite well with the values measured on the bridge 
although the uncertainty of the bridge measurements 
is much less •. 
dC Figure 18 shows a comparison of av versus V 
calculated by two different methods. Curve E was 
obtained simply by measuring the slope .of curve A 
and plotting this ~s a function of voltage. Although 
time consuming, this provides a reasonably accurate 
. dC 
and reliable measure of av for use in comparison with 
this new measurement technique. Curve C shows the 
results obtained from harmonic analysis. 
At low bias levels the agreement between curves 
C and E is good. .. However, at higher bias levels the 
values determined by harmonic analysis are consistantly 











bridge measurements to be reliable and 
dC higher valt1cs of dV obtained by harmonic 
analysis indicate the presence of additional power 
. . ·-··-
at the second harmonic generated from sources other than 
the diode. This could result from sources outside 
the circuit or from nonlinear elements in the circuit 
itself. The three primary sources considered are 
noise, harmonic generation in the oscillator, and 
harmonic generation in the preamplifier. 
The visual display and narrow 1:andwidth of the 
-- Po-).a.rad spectrum analyzer makes 1 t-- possible to actually 
see and measure the background noise present in the 
signal. In this experiment, the noise voltage is 
_constant, independent of frequency, and never exceeds __ 
l,% of the signal, thus eliminating this as a major 
.s:ource of extra second harmonic power. 
The specifications on the Tektronix signal 
generator limit the total harmonic distortion to a 
maximum of 5%. Therefore, with the generator output 
fixed at one volt peak to peak, the amplitude of the 
second harmonic at the generator output is constant 
,. 
at some voltage less than 50 millivolts peak to peak. 
The voltage present at the input of the preamplifier 
due to such a constant harmonic voltage can ·be cal-
~· culated. The preceeding derivation in the theory 
I \ 
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w • = 2w· • In this case the harmonics- of w0 • can 0 0 
be neglected. The output at the second harmonic, 
w0 •, will then fo.llow a curve similar to curve B •. 
Here the output voltage is approximately proportional 
to the capacitance of the diode. Any error resulting 
from extra harmonics in the input signal can therefore 
be expected·to be greatest at low bias levels and 
decrease rapidly as the bias level increases. Actually 
figure 18 shows that the error is noticeable only a.t 
high bias levels and is approximately. constant over 
-
a wide range. Thus, although a worst case assumption 
of 5% ha.rmonic distortion from the.signal source could 
be used to expla.·in the magnitude of the error, 1 t: 
cannot account ·ror the peculiar variation of t:he error 
ma.gni tude ove·r t:he _rari_ge of bias voltages tested. 
Therefore, l'i.a.rmon.ic generation in the signal source, 
-if significant at .ca..·11, is certainly not the dominant 
effect. This ·1s, not s1lrprising since t,he harmonic 
content from an oscillator is generally largest when 
operating near its maximum output power and becomes 
insignificant at lower power levels. 
A third source of extra harmonic power is 
harmonic generation in the preamplifier due to non~ 
linearity. Even a good vacuum tube amplifier exhibits 
several percent· ha.rm.onic distortion when the amplitude 
.. 
of the signal approaches the saturation limit of the 
I .. 
. ., .. 
• 
.. 
---, .......... "···· ____ , .. ·,·;· ,.·.,) .. ,._., .. -. ,_,,, ._.•,, •· ... ·-··-·~· .... ·----·-·-"' .. _'""~----~--··-~""---~---- .. ~·-···· ... ~ .. .,_ ... ·~- ... , .• , .. 
ampl1f1er,(J·2) With smaller voltage excursions the 
percent harmonic distortions decreases rapidly becoming 
. 
~ 
negligible· for signals iri th less than a. 20% peak to 
peak excursion. It w~s initially assumed that since 
the satu·ration limit for the preamplifier is two volts 
··,,-. ,. , .·,-.· • .~- .. ,.· ...... - ... , .. . . , .... , ......... - .......... _ .. , ..... , ... _ .. ~_ ............. ,. -••··--·-·-----···"··-"···a--------·. 
peak to peak, and the output of the preamp was held 
........ 
constant at a much smaller value, .OJ volts, there 
would not b~ any significant harmonic generation 1n 
the preamplifier. However, the output was held 
constant at .OJ volts only for the signal being 
measured. When measuring the amplitude of the funda-
mental frequency this presents no problem. However, 
50 
a large amount of amplification is required to bring the 
amplitude of the second harmonic up to the required 
• OJ volts, With a one volt peak to p·eak input, the 
amplitude of the fundamental,frequency is 10 to 48 
times that of the second harmonic and is amplified by 
the same amount yielding peak to peak voltages between 
,3 volts and .1,44 volts ( see figure 22). When the 
amplitude of the fundamental frequency exceeds .7 
volts, harmonic generation in the preamplifier. 
be.comes important. The harmonics produ.ced in the 
... preamp11·r1er add to the harmonics being measured from 
the diode, The net effect of tpis process is to 
transform the saturation limit of the amplifier into 
a limit on the maximum-~value of the gain. Placing 
... 
" 
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a maximum limit on the gain in turn imposes a minimum 
'limit on the amount of second harmonic measured. 
dC This yields a minimv.m value for the values of -dV 
52 
; 
- ··-·--·-·----~---·- -----· -·-··---·-·---~·-·----- -~-- ~---···--~. ·-- -·--------. -
calculated from equation #4J. 
.... · was set up to measure }larmonic generation in the 
-preamplifier as a function of output voltage ( figure 
23). The source is set to twenty millivolts peak to 
t1 
peak at ten megah·ertz. There is no detectable 'harmonic 
power in the output of the source. A twenty db 
attenuation pad is used between the output of the 
preamp and the spectrum analyzer to prevent over-
loading .. of the spectrum analyzer. 
The output at both the fundamental frequency 
and the second harmonic frequency is measured as a 
function of the output voltage of the preamp ( figure 
24). The attenuation between the fundamental and the 
second harmonic is then plotted versus the output 
voltage. Kno~ing this relation between the two 
output voltages enables the calculation of. the 
"' amplitude of the second harmonic for several values 
of D-C bias voltage from figure 22 ( see figure 25). 
Returning to the original diode data, one then sub-
.. 
tracts from the total observed power that part 
measured as g~nerated in the preamp. The difference 
is due to harmonic generation in the diode. This 
'. 
r 
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L\· 
corrected data is used in equation #4J to obtain a 
dC 
more accurate estimate of dV as a function of bias 
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· dC ... . I 
. Having measured dV and C as functions of bias, i 
it is now possible to calculate the impurity profile of 
the diode. In this case Nn and NA are about the same 
order of magnitude, thus requiring the use of equation 
#10 to obtain a more general form of equation #12. 
. 3 
(#52) Nt - 1 -
co 
+~ 1 fEA2 ~ 1 
NA ND dV 
Nt if first calculated as a function of bias 
voltage using data from curve E and equation #52. 
'i Wis calculated as a function of bias voltage using 
data from curve A and equation #4. Nt is then plotted 
as a function of.Win figure 26. Nt shows a linear 
increase with W indicating a linear ·or graded junction. 
Caution must be used here as there are non-linear junc-· 
tions which nevertheless show a linear Nt versus W 
relation over a fairly wide range. 
If ND>>NA' then Nt~ NA and figure 26 accurately 
' . 
describes the impurity profile on the P side of the 
junction. If ~D<<NA, then Ntz ND and figure 26 
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side of the junction. However, since NAZ ND then 
N0 > Nt< NA and no unique determination of either 
,· 
NA or ND 1s normally possible. 
- - -- ----
However, the impurity profile of this diode 
can be calculated from the fabrication data provided 
58 
by ,Westinghouse { see figure 27). Using an exponential . 
approximation for describing the impurity distribution 
near the tai.l of the P diffusion, the actual impurity 
profile can be plotted near the junction ( see figure · ·· · 
28). Using equal areas to represent equal charge 
accumulation, NA and ND are determined graphically 
_______ for various values of the depletion layer width, w. 
..... . 
Nt 1s then calculated and plotted on figure 26 along 
with the data calculated from the capacitance data. 
Agreement is so good that a single smooth curve can 
be used to describe both sets of data. 
The problem of relating Nt to either NA or ND 
encountered in this example is not typical. In a 
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w ND NA Nt 
}lDl /cm J /cm J /cm 3 
5.6 2.1 2.8 1.2 
9,9 3.2 5.6 2.0 
15.2 4.6 15.7 3.6 
21.5 6.o 40.0 5.2 
32.0 .7,0 120.0 6.6 





In this paper several different methods for 
is derived and later verified through high frequency 
experiments. From- these experiments the impurity 
profile of the diode junction is calculated. The 
results of the harmonic analysis are generally less 
' accurate than those obtained by direct measurements 
of the capacitance versus voltage relation. 
- -
Given a moderate amount of time and· money 
a more sophistocated measurement system could. be 
designed and built. This could provide filtering and 
lJ 
separate measurement of both the fundamental and 
. -
second harmonic frequencies, Several · error source.s 
like stray capacitance and inductance, noise, and 
' 
radiation could be further reduced, However, the 
greatest problem - unwanted harmonic generation -
requires almost perfect linearity in every circuit 
element. Slight non-linearities in lines, loads, 
amplifiers, and even the series resistance of the 
diode itself are expected to continue as the major 
source of error. Considering this effec~, the 
accuracy of this· new method would not be expec~e~ 
to exceed the rather high accuracy possible with 
. ~ . 
. 61 
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The greatest potential advantage of harmonic 
analysis lies in speed. With separate and simultaneous 
l 
---- measurement of both the fundamental and second harmonic l 
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frequencies, the bias voltage could be swept with a I 
ramp signal and Nt versus W displayed directly on the 
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Bladensburg Junior High Schools. In June of 1961 
/ , 
he graduated with Honors from Bladensburg High School. 
The following September he enrolled at the Johns Hopkins 
University where he received a Bachelor of Engineering 
Science Degree in Electrical Engineering in June 1965. 
1 In September 1965 he enrolled in a Masters Program at 
Lehigh University. 
Mr. Stewart is a member of Eta Kappa Nu and 
the Institute of Electrical and Electronics Engineers. 
~· 
As an undergraduate he held a t-1aryland State Defense 
Scholarship. During graduate study at Lehigh he 
received aid from the Lehigh Scholarship Fund. During 
the current year he has filed patent disclosures re-
lating to thin film resistors and light emitting diode 
arrays. He has had a paper accepted for presentation 
at the G-MTT Conference in May 1968 on X Band Diode 
Phase Shifters. 
Professionally, Mr. Stewart worked for the 
Goddard Space Flight Center in Greenbelt, I-1aryland a~ 
an engineering assistant between sessions at Johns 
Hopkins University. During·the summer.of 1963 he 
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design .. ~ng1nee·r in an experimental study of computer 
aided circuit design. After graduation he worked as 
an engineer for the Naval Research laboratories in 
Washington, o.c. He is presently doing research in 
\'. . . . ' . :·." . -~- ·; ·; _- ·. '. : ' ... 
Microwave Integrated Circuits for Westinghouse Electric 
....................... ---------------,·--·-··-----------c·orporation at Friendship Airport near Baltimore. · 
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